#### TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# **T6C25**

#### COLUMN AND ROW DRIVER FOR A DOT MATRIX LCD

The T6C25 is a 160-channel-output column and row driver for an STN dot matrix LCD.

The T6C25 features a 42-V LCD drive voltage and an 8-MHz maximum operating frequency. The T6C25 is able to drive LCD panels with a duty ratio of up to 1 / 480.

#### **FEATURES**

: to 1 / 480 Display duty application LCD drive signal : 160

 Data transfer : Column : 4 / 8-bit bidirectional Row: Single / Dual bidirectional

• Operating frequency : 8 MHz LCD drive voltage : 14 to 42 V Power supply voltage : 2.7 to 5.5 V : −20 to 75°C Operating temperature

LCD drive output resistance: 1.3 kΩ (max) (20 V, 1 / 13 bias)

 Display-off function : When / DSPOF is L, all LCD drive outputs (O1 to O160) remain at the V<sub>5</sub> level.

: Cascade connection and auto enable transfer functions are available. Low power consumption

: EI / LP Input enables LSI operation. EI / LP input

Connect EIO 1/2 from the 1st LSI to L.

		OTHE. HITT
T <b>6C2</b> 5	LEAD	PITCH
	IN	OUT
(UAM)	0.8	0.18
(SBM, 4NS)	0.8	0.23

Please contact Toshiba or an authorized Toshiba dealer for information on package dimensions.

TCP (Tape Carrier Package)

000707FBF1

 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the
buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and
to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

- damage to property.

  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

  The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, traffic signal instruments, combustion control control instruments, airplane or spaceship instruments, transportation instruments, transportation instruments, signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Try to design and manufacture products so that there is no chance of users touching the film after assembly, or if they do , that there is no chance of them injuring themselves. When cutting out the film, try to ensure that the film shavings do not cause accidents. After use, treat the leftover film and reel spacers as industrial waste.


Light striking a semiconductor device generates electromotive force due to photoelectric effects. In some cases this can cause the
device to malfunction.

This is especially true for devices in which the surface (back), or side of the chip is exposed. When designing circuits, make sure that devices are protected against incident light from external sources. Exposure to light both during regular operation and during inspection must be taken into account.


- The products described in this document are subject to the foreign exchange and foreign trade laws.
  The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.



## **BLOCK DIAGRAM**



## **PIN ASSIGNMENT**



\*: The above diagram shows the pin configuration of the LSI Chip, not that of the tape carrier package.



## **PIN FUNCTIONS**

PIN NAME	1/0	FUNCTIONS	LEVEL
O1 to O160	Output	Output for LCD drive signal	V <sub>0</sub> to V5
EIO1, EIO4	1/0	Input / output for enable signal DIR selects In or Out. Connect EIO (IN) of 1st LSI to L. For a cascade connection, connect EIO (OUT) to EIO (IN) of next LSI.	
DI1 to DI8	Input	(Column mode) Input for data signal	
טוז וט טוס	input	(Row mode) Fix to H or L	
DIR	Input	(Direction) Input for data flow direction select,	
/ DSPOF	Input	(Display Off) / DSPOF = L : Display-off mode, (O1 to O160) remain at the V <sub>5</sub> level. / DSPOF = H : Display-on mode, (O1 to O160) are operational.	
DF	Input	(Column mode) Input for data bit select	
DF	Input	(Row mode) Fix to H or L	
DUAL	Innut	(Column mode) Fix to H or L	V <sub>DD</sub> to V <sub>SS</sub>
DUAL	Input	(Row mode) Input for dual / single select	
		(Column mode) Display data is latched on falling edges of LP.	
LP	_	When EIO (IN) = L, setting SCP ·LP = H enables the 1st LSI.	
		(Row mode) Input for shift clock pulse	
FR	Input	(Frame) Input for frame signal	
SCP	Input	(Column mode) Input for shift clock pulse	
307	Input	(Row mode) Fix to H or L	
TEST	Input	(TEST) Fix to L	
S/C	Input	Input for mode select : H = Column mode, L = Row mode	7
VDD	_	Power supply for internal logic (+5.0 V)	
VSS	_	Power supply for internal logic (0 V)	]
V <sub>5</sub> L⋅R	_	Power supply for LCD drive circuit	
V <sub>3 / 4</sub> L·R	_	Power supply for LCD drive circuit	_
V <sub>2 / 1</sub> L·R	_	Power supply for LCD drive circuit	
V <sub>0</sub> L·R	_	Power supply for LCD drive circuit	
$V_{CC}L\cdot R$	_	Power supply for LCD drive circuit	



## RELATION BETWEEN FR, DATA INPUT AND OUTPUT LEVEL

FR	DATA INPUT (DI1 to DI8)	/ DSPOF	OUTPUT LEVEL (CULUMN MODE)	OUTPUT LEVEL (ROW MODE)
L	L	Н	V <sub>3</sub>	V <sub>4</sub>
L	Н	Н	V <sub>5</sub>	V <sub>0</sub>
Н	L	Н	V <sub>2</sub>	V <sub>1</sub>
Н	Н	Н	V <sub>0</sub>	V <sub>5</sub>
*	*	L	V <sub>5</sub>	V <sub>5</sub>

\*: Don't Care

## **DATA INPUT FORMAT**

#### Column mode


DID	D.F.	DITMODE	ENABLE PIN		(*1)		INPL	IT DATA	LINE AN	D OUTP	UT BUFF	ERS		
DIR	DF	BIT MODE	EIO1	EIO2	(*1)	DI1	DI2	DI3	DI4	DI5	DI6	DI7	DI8	
Н			OUT	IN	L	O160	O159	O158	O157	-		_	_	
		4-BIT	001	114	F	04	О3	O2	01	1	1	_		
	_	4-611	4-011	IN	OUT	L	01	O2	О3	04	1	1	_	
-			IIN	110	F	O157	O158	O159	O160	_	_	_		
Н				OUT	IN	L	O160	O159	O158	O157	O156	O155	O154	O153
''	Н	0 DIT	001	OUT IN	F	08	07	O6	O5	04	О3	02	01	
	H 8-BIT	IN	OUT	L	01	02	О3	04	O5	O6	07	O8		
		IN	001	F	O153	O154	O155	O156	O157	O158	O159	O160		

\*1 : L: Last Data F: First Data

#### **Row Mode**


DUAL	DUAL		DATA INPUT TERMINALS				
DUAL	DIR	DATA FLOW	EIO1	EIO2	EIO3	DIN	
L	L	O160 → O1	OUT	_	_	IN	
L	Н	O1 → O160	IN			OUT	
Н	L	O160 → O81 O80 → O1	OUT	IN	OUT	IN	
Н	Н	O1 → O80 O81 → O160	IN	OUT	IN	OUT	

## **TIMING DIAGRAM (Column mode)**





## **TIMING DIAGRAM (Row mode)**





## **ABSOLUTE MAXIMUM RATINGS**

## (Ensure that the following conditions are maintained, V<sub>CC</sub>≥V<sub>0</sub>≥V<sub>2</sub>≥V<sub>3</sub>≥V<sub>5</sub>≥V<sub>SS</sub>)

ITEM	SYMBOL	PIN NAME	RATING	UNIT
Supply Voltage (1)	V <sub>DD</sub>	$V_{DD}$	-0.3 to 7.0	V
Supply Voltage (2)	V <sub>CC</sub>	V <sub>CCL</sub> /R	- 0.3 to 45.0	V
Supply Voltage (3)	V <sub>0</sub> , V <sub>2</sub>	V <sub>0L</sub> / R, V <sub>2L</sub> / R	-0.3 to V <sub>CC</sub> + 0.3	V
Supply Voltage (4)	V <sub>3</sub> , V <sub>5</sub>	V <sub>3L</sub> /R, V <sub>5L</sub> /R	-0.3 to 7.0	V
Input Voltage	V <sub>IN</sub>	(*2)	-0.3 to V <sub>DD</sub> + 0.3	٧
Operating Temperature	T <sub>opr</sub>	_	- 20 to 75	°C
Storage Temperature	T <sub>stg</sub>	_	- 40 to 125	°C

<sup>\*2:</sup> SCP, FR, LP, DIR, DF, DUAL, S / C, EIO1 to 4, DI1 to 8, / DSPOF, TEST

# ELECTRICAL CHARACTERISTICS DC CHARACTERISTICS

(Unless otherwise noted,  $V_{SS} = 0V$ ,  $V_{DD} = 2.7$  to 5.5V, Ta = -20 to 75°C)


ITEI	M	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT	PIN NAME	
Supply Voltag	ge 1	$V_{DD}$	_	_	2.7	5.0	5.5		$V_{DD}$	
Supply Voltag	ge 2	V <sub>CC</sub>	_	_	14	_	42		V <sub>CCL</sub> /R	
Input	H Level	V <sub>IH</sub>	_		0.8 V <sub>DD</sub>	_	V <sub>DD</sub>		SCP, FR, LP, DIR, DF, DUAL	
Voltage	L Level	V <sub>IL</sub>	_	(*2)	0	_	0.2 V <sub>DD</sub>	٧	S / C, EIO1 to 4, DI1 to 8, / DSPOF, TEST,	
Output H Level		V <sub>OH</sub>	_	I <sub>OH</sub> = −0.4 mA	V <sub>DD</sub> -0.5	_	V <sub>DD</sub>		EIO1, to 4	
Voltage	L Level	V <sub>OL</sub>	_	I <sub>OL</sub> = 0.4 mA	0	_	1.3			
	H Level	R <sub>OH</sub>	_	$V_{OUT} = V_0 - 0.5 V$ (*3)	_	0.6	1.3		O1 to O160	
Output	M Level	Pou	_	$V_{OUT} = V_2 \pm 0.5 V$ (*3)	_	0.6	1.3	kΩ		
Resistance	IVI Level	R <sub>OM</sub>	_	$V_{OUT} = V_3 \pm 0.5 V$ (*3)	_	0.6	1.3	K77	01 10 0 100	
	L Level	R <sub>OL</sub>	_	$V_{OUT} = V_5 + 0.5 V$ (*3)	_	0.6	1.3			
Current Consumption (*4)		I <sub>DD</sub>	_	$\begin{split} &V_{DD}=5.5 \text{ V} \\ &V_{CC}=42 \text{ V} \\ &f_{FR}=40 \text{ Hz} \\ &f_{scp}=8.0 \text{ MHz} \\ &\text{Input Data : every bit inverted} \\ &V_{IH}=5.5 \text{ V}, V_{IL}=0 \text{ V} \end{split}$	_	_	3.0	mA	$V_{DD}$	

<sup>\*3 :</sup>  $V_{CC}$  = 20 V, 1 / 13 bias

<sup>\*4:</sup> Current consumption while the internal data receiver is operating.



# AC ELECTRICAL CHARACTERISTICS (Column Mode)



TEST CONDITIONS (1) ( $V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, V_{CC} = 14 \text{ to } 42 \text{ V}, Ta = -20 \text{ to } 75^{\circ}\text{C}$ )

ITEM	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Clock Cycle	t <sub>C</sub>	_	125	_	ns
SCP Pulse Width	t <sub>CWH</sub> , t <sub>CWL</sub>	_	50	_	ns
Data Set-up Time	t <sub>DSU</sub>	_	50	_	ns
Data Hold Time	t <sub>DHD</sub>	_	50	_	ns
SCP Rise / Fall Time	t <sub>r</sub> , t <sub>f</sub>	_	_	(*5)	ns
LP Rise Time	t <sub>LRP</sub>	_	50	_	ns
LP Fall Time	t <sub>LFP</sub>	_	50	_	ns
LP Pulse Width	t <sub>LW</sub>	_	45	_	ns
SCP-to-LP Delay Time	t <sub>SL</sub>	_	40	_	ns
LP-to-SCP Delay Time	t <sub>LS</sub>	_	40	_	ns
EIO-In Fall Time	t <sub>EIFP</sub>	_	40	_	ns
EIO-In Pulse Width	t <sub>EIW</sub>	_	40	_	ns
SCP-to-EIO Delay Time	t <sub>SE</sub>	_	20	_	ns
EIO-Out Delay Time	t <sub>EOD</sub>	(*6)	_	80	ns

\*5 :  $t_r$ ,  $t_f \le (t_C - t_{CWH} - t_{CWL}) / 2$  and  $t_r$ ,  $t_f \le 50$  ns

\*6: C<sub>L</sub> = 30 pF



## TEST CONDITIONS (2) ( $V_{SS}$ = 0 V, $V_{DD}$ = 2.7 to 4.5 V, $V_{CC}$ = 14 to 42 V, Ta = -20 to 75°C)


ITEM	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
Clock Cycle	t <sub>C</sub>	_	500	_	ns
SCP Pulse Width	t <sub>CWH</sub> , t <sub>CWL</sub>	_	240	_	ns
Data Set-up Time	t <sub>DSU</sub>	_	240	_	ns
Data Hold Time	t <sub>DHD</sub>	_	240	_	ns
SCP Rise / Fall Time	t <sub>r</sub> , t <sub>f</sub>	_	_	(*5)	ns
LP Rise Time	t <sub>LRP</sub>	_	240	_	ns
LP Fall Time	t <sub>LFP</sub>	_	240	_	ns
LP Pulse Width	t <sub>LW</sub>	_	240	_	ns
SCP-to-LP Delay Time	t <sub>SL</sub>	_	50	_	ns
LP-to-SCP Delay Time	t <sub>LS</sub>	_	100	_	ns
EIO-In Fall Time	t <sub>EIFP</sub>	_	240	_	ns
EIO-In Pulse Width	t <sub>EIW</sub>	_	240	_	ns
SCP-to-EIO Delay Time	t <sub>SE</sub>	_	50	_	ns
EIO-Out Delay Time	t <sub>EOD</sub>	(*6)	_	260	ns

\*5 :  $t_r$ ,  $t_f \le (t_C - t_{CWH} - t_{CWL}) / 2$  and  $t_r$ ,  $t_f \le 50$  ns

\*6: C<sub>L</sub> = 30 pF



## AC ELECTRICAL CHARACTERISTICS (Row mode)



## TEST CONDITIONS (1) $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, V_{CC} = 14 \text{ to } 42 \text{ V}, \text{ Ta} = -20 \text{ to } 75^{\circ}\text{C})$

ITEM	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
LP Pulse Width H	t <sub>CWH</sub>	LP	30	_	ns
LP Pulse Width L	t <sub>CWL</sub>	LP	195	_	ns
SCP Rise / Fall Time	t <sub>r</sub> , t <sub>f</sub>	LP, FR, EIO1 to 4	_	20	ns
Data Set-up Time	t <sub>DSU</sub>	EIO1 to 4	80	_	ns
Data Hold Time	t <sub>DHD</sub>	EIO1 to 4	0	_	ns
EIO-Out Delay Time A (*7)	t <sub>pdA</sub>	EIO1 to 4	5	_	ns
EIO-Out Delay Time B (*7)	t <sub>pdB</sub>	EIO1 to 4	_	150	ns

## TEST CONDITIONS (2) $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 5.5 \text{ V}, V_{CC} = 14 \text{ to } 42 \text{ V}, Ta = -20 \text{ to } 75^{\circ}\text{C})$

ITEM	SYMBOL	TEST CONDITION	MIN	MAX	UNIT
LP Pulse Width H	t <sub>CWH</sub>	LP	100	_	ns
LP Pulse Width L	t <sub>CWL</sub>	LP	400	_	ns
SCP Rise / Fall Time	t <sub>r</sub> , t <sub>f</sub>	LP, FR, EIO1 to 4	_	20	ns
Data Set-up Time	t <sub>DSU</sub>	EIO1 to 4	130	_	ns
Data Hold Time	t <sub>DHD</sub>	EIO1 to 4	0	_	ns
EIO-Out Delay Time A (*7)	t <sub>pdA</sub>	EIO1 to 4	5	_	ns
EIO-Out Delay Time B (*7)	t <sub>pdB</sub>	EIO1 to 4	_	400	ns

\*7: C<sub>L</sub> = 30 pF

Note: Insert the bypass capacitor (0.1 $\mu$ F) between V<sub>DD</sub> and V<sub>SS</sub> to decrease power supply noise. Place the bypass capacitor as close to the LSI as possible.

2000-12-05 11/11